Local Volume Depletion/Accumulation in GAA Si Nanowire Junctionless nMOSFETs

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Metal-Gated Junctionless Nanowire Transistors

Junctionless Nanowire Field-Effect Transistors (JNFETs), where the channel region is uniformly doped without the need for source-channel and drain-channel junctions or lateral doping abruptness, are considered an attractive alternative to conventional CMOS FETs. Previous theoretical and experimental works [1][2] on JNFETs have considered polysilicon gates and silicon-dioxide dielectric. However...

متن کامل

Perturbative vs non-perturbative impurity scattering in a narrow Si nanowire GAA transistor: A NEGF study

In this paper we study the effect of impurity scattering on the performance of a Si gate-all-around nanowire transistors. The non-equilibrium Green function formalism is used in order to describe the carrier transport. Impurity scattering is introduced using two different formalisms, one that considers the impurity potential as a small perturbation by introducing self energies and the other in ...

متن کامل

Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al2O3 stack structure using an implant-free technique

In this work, we present a gate-all-around (GAA) low-temperature poly-Si nanowire (NW) junctionless device with TiN/Al.

متن کامل

Diffusion in Si(x)Ge(1-x)/Si nanowire heterostructures.

Si0.48Ge0.52/Si tip/nanowire heterostructures were grown by pulsed laser vaporization (PLV) at a growth temperature of 1100 degrees C. Ge diffusion in [111]-growth Si nanowires was studied for different post-synthesis annealing temperatures from 200 degrees C to 800 degrees C. Ge composition profiles were quantified by energy-dispersive X-ray spectroscopy in a transmission electron microscope. ...

متن کامل

Drain Current and Short Channel Effects Modeling in Junctionless Nanowire Transistors

Planar MOS devices miniaturization becomes quite challenging for transistors with reduced channel length due to the loss of gate control over the channel charges. As an alternative, multi-gate devices have been developed due to the better electrostatic control of the charges, which leads to a reduction of the short-channel effects [1-6]. However, for devices with extremely reduced channel lengt...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Electron Devices

سال: 2012

ISSN: 0018-9383,1557-9646

DOI: 10.1109/ted.2012.2220363